	Ro	II No	-61
	7	3E1142 Total No of Pag	100: 130
	3E1147		1
1	=	PCC Electronics & Come Exam. Dec 2018	
1	3	PACT OF DIGINAL SHOULD INTELLIGE.	
IL		3EC4 – 04 Digital System Design	1
Ti	me: 3 Hou		1:5: 120
		Maximum Ma	LK2.
Ins	tructions	to Canaidates:	
	four au	all ten questions from Part A, selecting five questions from Part C.	ert B and
	Schema	tic diagrams	ا م
	missing	tic diagrams must be shown wherever necessary. Any data	you feet
	used /ca	may suitably be assumed and stated clearly. Units of a	quantities
	Use of	following supporting materia	· stion.
	(Mentio	following supporting material is permitted during exa- ned in form No. 205)	mination
1. <u>N</u>			
	orook	2. NIL	
	ersar	nilkagyan.com	
		PART-A	
			[10×2=20]
	,	All questions are compulsory	
Q.1		cimal no. (125) <sub>10</sub> in BCD.	[2]
<b>Q,2</b>	Convert y	$y = AB + \overline{A} \overline{B}$ (sop) form in equivalent POS form.	[2]
Q.3-	Define Fa	an-out of logic system.	[2]
Q.4	Write the	name of two modeling style in VHDL.	[2]
Q.5	Draw the	state diagram of any one finite state machine (FSM).	[2]
Q.E	Find the	total no. of select line, when a 8×1 Mux is implemented using 2×1	
2000		circuit diagram of any two Dynamic memory cell.	[2]
8.9	Write any	one use of tristate logic.	[2]
69	Write the	name of one Parallel Adder.	12
AI	Write VH	IDL code for $y = A\overline{B}$ in structural model.	[2
		ADSTONE ACTOR ACTO	

### PART - B

# (Analytical/Problem solving questions)

[5×8=40]

## Attempt any five questions

- Derive a minimum cost circuit that implement the function-[8]  $f(x_1 ... x_u) = \sum m(4,7,8,11) + D(12,15)$
- Q.2 Draw the output waveform of a four bit serial in parallel out shift register for six clocks. Assume the Data input is =10111011... [8]
- Qc3 Implement y= A + BC in ECL logic and explain its working. [8]
- Q.4 How SR FF is converted to JK FF? Draw its circuit diagram and explain. How the JK FF determine output when both J = K = 1? [8]
- Q.5 Write VHDL code for a Half Adder in Data flow style. [8]
- Q.6 How Mux is used for implement combinational logic? Implement y = A+BCD using a Mux. http://www.rtuonline.com [8]
- Q.7 Draw the general diagram of a single bit serial Adder. Calculate the total delay taken in Addition of two four bit data in it. [8]

#### PART - C

# (Descriptive/Analytical/Problem Solving/Design Question)

 $[4 \times 15 = 60]$ 

### Attempt any four questions

- Q.1 Draw the 2 input NAND gate using TTL logic and calculate its minimum noise level at input that disturb the true output for A = B = 0. Assume the supply is  $V_{DD} = 9$  volt. [15]
  - Q.2 The state diagram of a FSM is given below, design its logic (fig-2(c)) [15]





fig - 2(c)

Show its state table, state assignment table and final implemented logic.

Q.3 Draw the state diagram for the logic circuit shown in fig 3(c).





- Q.4 Design a 4 bit synchronous down countquing D-FF. Draw its state diagram and all design tables.

  [15]
- Q.5 How FPGA are used for logic implement? Show the OR and AND Space for a 2 variable input. Also show the connection in FPGA for implement  $y = \overline{A} \overline{B}$  in it. [15]

.......